[1]
I. Kalyaev and I. Levin, “High-performance scalable multiprocessor systems based on reconfigurable gate arrays”, Num. Meth. Prog., vol. 8, no. 12, pp. 24–33, Mar. 2007.