MALT manycore processors capabilities in image processing tasks
Authors
N.G. Mikheev
V.A. Antonyuk
S.G. Elizarov
G.A. Lukyanchenko
Keywords:
manycore processor
parallel computing
image processing
Sobel operator
performance
energy efficiency
MALT
CUDA
Abstract
In this paper we consider the experimental performance and energy efficiency evaluation in image processing tasks for the MALT manycore processors. The image filtering with the Sobel operator is used as an example. Measurements are conducted using the MALTemu low level emulator, an FPGA processor prototype and an experimental ASIC model MALT-Cv2 Rev1. The obtained results are compared with similar results for a general purpose CPU (sequential implementation) and a GPU with the CUDA technology support
R. Fan, J. Jiao, H. Ye, et al., Key Ingredients of Self-Driving Cars , ArXiv preprint: 1906.02939 [cs.RO] (Cornell Univ. Library, Ithaca, 2019). https://arxiv.org/abs/1906.02939.
C. Kanellakis and G. , Nikolakopoulos, “Survey on Computer Vision for UAVs: Current Developments and Trends,” J. Intell. Robot. Syst. 87, 141-168 (2017).
P. Bučka, M. Szabová, M. Dekan, et al., “Image Processing of Motion for Security Applications,” Europ. Sci. J. 13 (27), 44-58 (2017).
B. R. Payne, S. O. Belkasim, G. S. Owen, et al., “Accelerated 2D Image Processing on GPUs,” in Lecture Notes in Computer Science (Springer, Berlin, 2005), Vol. 3515, pp. 256-264.
H. R. Zohouri, High Performance Computing with FPGAs and OpenCL , ArXiv preprint: 1810.09773 [cs.DC] (Cornell Univ. Library, Ithaca, 2018). https://arxiv.org/abs/1810.09773
N. P. Jouppi, C. Young, N. , Patil, et al., In-Datacenter Performance Analysis of a Tensor Processing Unit , ArXiv preprint: 1704.04760 [cs.AR] (Cornell Univ. Library, Ithaca, 2017). https://arxiv.org/abs/1704.04760
M. Valle, G. Nateri, D. D. Caviglia, et al., “An ASIC Design for Real-Time Image Processing in Industrial Applications,” in Proc. Europ. Design Test Conf., Paris, France, March 6-9, 1995 (IEEE Press, New York, 1995), pp. 385-390).
S. G. Elizarov, G. A. Lukyanchenko, D. S. Markov, et al., “Programmable in High-Level Languages Energy-Efficient Specialized VLSI for Solving Information Security Problems,” Sistemy Visokoi Dostupnosti 14 (3), 40-48 (2018).
L. A. Pirogova, V. I. Grekul, and B. E. , Poklonov, “Estimated Aggregate Cost of Ownership of a Data Processing Center,” Biznes Inform., No. 2, 32-40 (2016).
P. Handa, M. Kalra, and R. Sachdeva, “A Survey on Green Computing Using GPU in Image Processing,” Int. J. Comp. Tech. 14 (10), 6135-6141 (2015).
O. Yanovskaya, M. Yanovsky, and V. Kharchenko, “The Concept of Green Cloud Infrastructure Based on Distributed Computing and Hardware Accelerator within FPGA as a Service,” in Proc. IEEE East-West Design Test Symp., Kiev, Ukraine, September 26-29, 2014 (IEEE Press, New York, 2014), pp. 1-4).
Y. LeCun, P. Haffner, L. Bottou, and Y. Bengio, “Object Recognition with Gradient-Based Learning,” in Shape, Contour and Grouping in Computer Vision (Springer, Berlin, 1999), Vol. 1681, pp. 319-345.
J. Canny, “A Computational Approach to Edge Detection,” IEEE Transact. Pattern Analysis Mach. Intell. 8 (6), 679-698 (1986).
D. Baumgartner, P. Roessler, W. Kubinger, et al., “Benchmarks of Low-Level Vision Algorithms for DSP, FPGA, and Mobile PC Processors,” in Embedded Computer Vision. Advances in Pattern Recognition (Springer, London, 2009), pp. 101-120.