Test data generation for core-level verification of FIFO cache memory

Authors

  • E.V. Kornykhin

Keywords:

FIFO
constraints
system functional testing
core-level verification
test templates

Abstract

The generation of cache initial state for microprocessor testing with the aid of test templates is considered. The fully associative cache, the direct mapped cache, and the cache with general organization with FIFO replacement policy are discussed. The initial state generation of the cache memory is performed by resolving the constraints composed for a test template.

New computational technologies

Downloads

Published

2009-04-27

Issue

Vol. 10 (2009): Issue 2.

Section

Section 2. Programming

Author Biography

E.V. Kornykhin

Lomonosov Moscow State University,
Faculty of Computational Mathematics and Cybernetics
• PhD Student

References

  1. Семенов А.Л. Методы распространения ограничений: основные концепции // Тр. конференции «Интервальная математика и методы распространения ограничений». Новосибирск, 2003. 19-31.
  2. Камкин А.С. Генерация тестовых программ для микропроцессоров // Тр. Ин-та системного программирования РАН. 2008. 14, вып. 2. 23-64.
  3. Fournier L., Marcus E., Rimon M., Vinov M., Ziv A., Adir A., Almog E. Genesys-Pro: innovations in test program generation for functional processor verification // IEEE Design and Test of Computers. 2004. 21, N 2. 84-93.
  4. Reorda M.S., Squillero G., Corno F., Sanchez E. Automatic test program generation - a case study // IEEE Design and Test, Special Issue on Functional Verification and Testbench Generation. 2001. 21, N 2. 102-109.
  5. Takayama K., Fallah F. A new functional test program generation methodology // Proc. 2001 IEEE International Conference on Computer Design: VLSI in Computers and Processors. Austin, 2001. 76-81.
  6. Matsumoto N., Kohno K. A new verification methodology for complex pipeline behavior // Proc. of the 38st Design Automation Conference (DAC’01). Las Vegas, 2001. 816-821.
  7. Ferrandi F., Sciuto D., Beardo M., Bruschi F. An approach to functional testing of VLIW architectures // Proc.. of the IEEE International High-Level Validation and Test Workshop (HLDVT’00). Berkeley, 2000. 29-33.
  8. Lichtenstein Y., Rimon M., Vinov M., Behm M., Ludden J. Industrial experience with test generation languages for processor verification // Proc. of the 41st Design Automation Conference (DAC’04). San Diego, 2004. 36-40.
  9. Guo Y., Liu G., Li S., Li T., Zhu D. MA2TG: A functional test program generator for microprocessor verification // Proc. of the 2005 8th Euromicro Conference on Digital System Design (DSD’05). Porto, 2005. 176-183.